

J104650/S PTO
10/05/678
01/16/02

U.S. UTILITY Patent Application

PATENT NUMBER and
ISSUE DATE

Vol 1

APPL NUM 10051678	FILING DATE 01/16/2002	CLASS 438	SUBCLASS 644	GAU 2842	EXAMINER LEBENTRITT
----------------------	---------------------------	--------------	-----------------	-------------	------------------------

**APPLICANTS: Li Li; Hineman Max; Tuttle Mark; 2324

**CONTINUING DATA VERIFIED: none
MSL

BEST AVAILABLE COPY

** FOREIGN APPLICATIONS VERIFIED: none
MSL

BEST AVAILABLE COPY

PG-PUB	DO NOT PUBLISH <input type="checkbox"/>	RESCIND <input type="checkbox"/>
Foreign priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no		ATTORNEY DOCKET NO
35 USC 119 conditions met <input type="checkbox"/> yes <input checked="" type="checkbox"/> no		MI22-1795
Verified and Acknowledged Examiners's initials MSL		
TITLE : Methods of forming integrated circuitry, semiconductor processing methods, and processing method of forming MRAM circuitry		

U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L (Rev. 12-94)

NOTICE
1
Amount
\$1

DRAWINGS			CLAIMS ALLOWED	
Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
<div>(Assistant Examiner) _____ (Date) _____</div> <div>(Primary Examiner) _____ (Date) _____</div> <div>(Legal Instruments Examiner) _____ (Date) _____</div>			NOTICE OF ALLOWANCE MAILED	
			ISSUE FEE	
			Amount Due	Date Paid
			ISSUE BATCH NUMBER	